nicolas/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

ARM Cost model: Use the size of vector registers and widest vectorizable instruction to determine the max vectorization factor.

Browse Source 
llvm-svn: 172010
This commit is contained in:
Nadav Rotem
2013-01-09 22:29:00 +00:00
parent dd7d8a0f35
commit b1791a75cd
9 changed files with 153 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
llvm/lib/CodeGen/BasicTargetTransformInfo.cpp
View File

@@ -84,6 +84,7 @@ public:
virtual unsigned getNumberOfRegisters(bool Vector) const;
virtual unsigned getMaximumUnrollFactor() const;
virtual unsigned getRegisterBitWidth(bool Vector) const;
virtual unsigned getArithmeticInstrCost(unsigned Opcode, Type *Ty) const;
virtual unsigned getShuffleCost(ShuffleKind Kind, Type *Tp,
int Index, Type *SubTp) const;
@@ -183,6 +184,10 @@ unsigned BasicTTI::getNumberOfRegisters(bool Vector) const {
return 1;
}
unsigned BasicTTI::getRegisterBitWidth(bool Vector) const {
return 32;
}
unsigned BasicTTI::getMaximumUnrollFactor() const {
return 1;
}